Pis'ma v ZhETF, vol. 113, iss. 6, pp. 390 – 391 © 2021 March 25

Evidence of the ferroelectric polarization in charge transport through WTe_2 Weyl semimetal surface

N. N. Orlova[1), *N. S. Ryshkov, A. V. Timonina, N. N. Kolesnikov, E. V. Deviatov*

Institute of Solid State Physics of the Russian Academy of Sciences, 142432 Chernogolovka, Russia

Submitted 19 February 2021
Resubmitted 20 February 2021
Accepted 20 February 2021

DOI: 10.31857/S1234567821060069

Recently, three-dimensional WTe_2 single crystals were found to demonstrate coexistence of metallic conductivity and ferroelectricity at room temperature [1]. The latter usually belongs to the insulators [2–6], but it occurs in WTe_2 due to the strong anisotropy of the non-centrosymmetric crystal structure. The spontaneous polarization of ferroelectric domains is found to be bistable, it can be affected by high external electric field [1]. Scattering of the charge carriers on the domain walls is known to provide noticeable contribution to the sample resistance [7]. Thus, coexistence of metallic and ferroelectric properties should produce new physical effects [8] for electron transport in TMDCs, and, therefore, it should be important for nanoelectronic applications.

The single-crystal flakes of WTe_2 are obtained by regular mechanical exfoliation, also known as scotch-tape technique. Next, the exfoliated samples were transferred on the insulating SiO_2 substrate. While we need thick three-dimensional flakes to preserve WTe_2 semimetal properties, we use two different techniques for Ohmic contacts fabrication for the flakes of different thickness.

For the thinnest, 300–600 nm flakes, the Au leads are defined over the flake surface by standard photolithography and lift-off technique after thermal evaporation of 70 nm Au, see the AFM image in Fig. 1. As usual, thin flakes are about 10–30 μm in the lateral size, so only two or three Au leads can be placed over the flake to form Ohmic contacts with 5 μm distance. These samples are mostly suitable for the two-point transport measurements.

The thicker (1–3 μm) flakes are about 100 μm in lateral size, which allows different multiple contact geometries. However, standard 70–100 nm thick Au leads can not be formed across the 1–3 μm step, so we use different contact technique. Thick flakes are transferred to SiO_2



Fig. 1. (Color online) AFM image of the 400 nm thick sample with Au leads, evaporated over the WTe_2 flake. The leads are separated by 5 μm intervals. Inset demonstrates the AFM scan of the flake profile between the contact leads, along the white line in the image. Schematic diagram of the measurement circuit is also shown for the two-point connection scheme. For correct measurement of the low-resistance samples, we apply current I between the leads and measure the resulting voltage drop V. These measurements can be carried out in external electric field by applying gate voltage to the silicon wafer, separated from the flake by 300 nm SiO_2 layer. The measurements are performed at room temperature for WTe_2 samples of different thicknesses and lateral sizes, since ferroelectric domains have been previously observed in WTe_2 semimetal at room temperature [1]

substrate with pre-defined Au leads pattern, the flake is slightly pressed to the leads by another oxidized silicon substrate. This procedure has been verified to provide electrically stable contacts with high quality interfaces. Also, WTe_2 surface with Au contacts is protected from any contamination by SiO_2 substrate in this case.

To our surprise, we observe small but noticeable hysteresis in the experimental dV/dI with current sweep direction, so WTe_2 differential resistance is affected by the sign of the current change. Differential resistance $dV/dI(I)$ is a maximum at zero bias, it falls symmetri-

1)e-mail: honna@issp.ac.ru

cally at positive and negative currents by about 20 % in a full current range.

The hysteresis reflects some slow relaxation process in charge transport through WTe_2. To demonstrate the relaxation directly, we show $dV/dI(t)$ time-dependent curves, which are found to depend on the sign of the current change. We can estimate relaxation time as about 300 s. This behavior well correlates with the hysteresis in $dV/dI(I)$ curves. These effects are intrinsic to bulk WTe_2, which can be confirmed by measurements in a standard four-point connection scheme, where the Au-WTe_2 interfaces are excluded.

We can also study effect of the normal-to-the-plane electric field on $dV/dI(I)$ curves by using silicon substrate as a gate electrode. Increasing the gate voltage value shifts $dV/dI(I)$ curves down irrespective of the gate voltage sign, so the dV/dI level is in a maximum at zero gate voltage and falls symmetrically both to positive and negative gate voltage values, in contrast to the standard asymmetric accumulation/depletion field-effect transistor behavior.

The hysteresis amplitude can be demonstrated directly by subtracting two $dV/dI(I)$ curves for opposite current sweep directions at fixed gate voltage. The resulting $\Delta dV/dI(I)$ shows a maximum at the -1 mA negative current and a minimum at the $+1$ mA positive one. These results can be reproduced for samples of different thicknesses and lateral sizes, and, therefore, of different contact preparation techniques.

Even well-conducting WTe_2 single crystals demonstrate ferroelectricity at room temperature, which has been shown by direct visualization of ferroelectric domains [1]. The spontaneous polarization of these domains is normal to the WTe_2 layers, it can be affected by external electric field [1]. Due to the presence of the metallic conduction, there are two possible directions of the external electric fields in our setup: (i) gate field, $E_{\text{gate}} = V_g/d$, where $d = 300$ nm is the SiO_2 oxide thickness, E_g is directed normally to the WTe_2 surface; (ii) source-drain field $E_{sd} = \rho j$, which is connected with the flowing current, E_{sd} is parallel to the WTe_2 surface. The achievable values of the fields ($\sim 10^4$–10^6 V/m) are too small to align polarization of the whole WTe_2 flake, so they mostly affect the domain wall regions. Due to the field direction, E_{gate} moves the position of the wall, while E_{sd} changes the wall region width. Thus, any variation of electric fields leads to the additional polarization current. The latter we observe as slow relaxation in dV/dI, since polarization current is connected with lattice deformation in ferroelectrics. The possibility to induce polarization current by source-drain field variation is unique for WTe_2, since it is a direct consequence of ferroelectricity and metallic conductivity coexistence [1].

The authors are grateful to V.T. Dolgopolov for fruitful discussions and S. S. Khasanov for XPS, and x-ray tungsten ditelluride characterization. We gratefully acknowledge financial support by RF State task.

Full text of the paper is published in JETP Letters journal. DOI: 10.1134/S0021364021060011

1. P. Sharma, F.-X. Xiang, D.-F. Shao, D. Zhang, E. Y. Tsymbal, A. R. Hamilton, and J. Seide, Sci. Adv. **5**(7), eaax5080 (2019).
2. A. N. Morozovska, E. A. Eliseev, G. I. Dovbeshko, M. D. Glinchuk, Y. Kim, and S. V. Kalinin, Phys. Rev. B **102**, 075417 (2020).
3. A. Urru, F. Ricci, A. Filippetti, J. Íñiguez, and V. Fiorentini, Nat. Commun. **11**, 4922 (2020); https://doi.org/10.1038/s41467-020-18664-6.
4. C. Ferreyra, M. Rengifo, M. J. Sánchez, A. S. Everhard, B. Noheda, and D. Rubi, Phys. Rev. Appl. **14**, 044045 (2020); 10.1103/PhysRevApplied.14.044045.
5. M. V. Stern, Y. Waschitz, W. Cao, I. Nevo, K. Watanabe, T. Taniguchi, E. Sela, M. Urbakh, O. Hod, and M. Ben Shalom, arXiv:2010.05182 (2020).
6. K. Yasuda, X. Wang, K. Watanabe, T. Taniguchi, and P. Jarillo-Herrero, arXiv:2010.06600 (2020).
7. T. Hou, Ya. Ren, Yu. Quan, J. Jung, W. Ren, and Zh. Qiao, Phys. Rev. B **101**, 201403(R) (2020).
8. W. X. Zhou, H. J. Wu, J. Zhou et al. (Collaboration), Commun. Phys. **2**, 125 (2019); https://doi.org/10.1038/s42005-019-0227-4.